

REMARKS

Claim rejections under 35 USC 103

Claims 1-18 have been rejected under 35 USC 103(a) as being unpatentable over Weber (6,631,448) in view of Steely (2005/0160430). Applicant respectfully traverses this rejection. Claim 1 is discussed as representative of all the pending claims in this respect, insofar as the following limitation is concerned. This limitation is that the logic determines whether *a cache miss* relating to a memory unit should be transmitted to a sub-plurality of nodes, where this sub-plurality of nodes are in number less than the plurality of nodes but greater than one. That is, when you have a cache miss in the claimed invention, this cache miss is transmitted to a sub-plurality of nodes – not all the nodes, and not just one of the nodes.

Applicant respectfully submits that Weber in view of Steely does not teach, disclose, or suggest this limitation of the claimed invention. In Weber in view of Steely, a cache miss is either sent to a single node, as in column 6, lines 11-34 of Weber,¹ or to “one or more” nodes, as in paragraphs [0054]-[0056] of Steely.² Thus, whereas the claimed invention is limited to

¹ This excerpt of Weber reads as follows:

If processor 1941 does not find the data in cache 1942 (a "cache miss"), the processor issues a request onto P6 memory bus 230 for the data. The bus request includes the real address of memory line 1900 and the identification of home node 1920 for memory line 1900. **If memory line 1900 resides on a different node, MCU 1943 (130) of local node 1940 generates a network request for the cache line 1900 across Interconnect 110 to home node 1920.**

Thus, for a cache miss in Weber, you only transmit the cache miss (i.e., the network request) to the home node, which, of course, is just *one node*. By comparison, in the claimed invention, you transmit the cache miss to a number of nodes that is *greater than one* but less than all the nodes.

² This excerpt of Steely states the following:

In response to a cache miss on a desired cache line, a processor (e.g., 117) searches its associated owner predictor (e.g., 165) for an entry corresponding to the desired cache line. If an entry is found, the processor 117 selects the indicated

transmitting a cache miss to a sub-plurality of nodes that in number is *greater than one* but *less than the entire number of nodes*, in Weber in view of Steely, *at best* you transmit a cache miss to *one or more nodes*. That is, in the claimed invention the lower “limit” of nodes to which you transmit a cache miss to is *greater than one*, whereas in Weber in view of Steely the lower “limit” of nodes to which you transmit a cache miss to is *just one node* (since transmitting a cache miss to “one or more nodes” means that you can transmit a cache miss to just one node, which is encompassed by the phrase “one or more nodes”). Likewise, in the claimed invention the upper “limit” of nodes to which you transmit a cache miss to is *less than the total number of nodes*, whereas in Weber in view of Steely the upper “limit” of nodes to which you transmit a cache miss to is *all the nodes* (since transmitting a cache miss to “one or more nodes” means that you can transmit a cache miss to *all* the nodes, which is encompassed by the phrase “one or more nodes”).

To make this even clearer, consider the following example. You have N total nodes, and you submit a cache miss to x of these nodes. In the claimed invention, $1 < x < N$. In Weber in view of Steely, $1 \leq x \leq N$. Thus, the difference between the claimed invention and Weber in view of Steely is that the first mathematical operator “ $<$ ” (i.e., less than) is replaced by the mathematical operator “ \leq ” (i.e., less than or equal to) in Weber in view of Steely, and the second mathematical operator “ $<$ ” is also replaced by the mathematical operator “ \leq ” in Weber in view of Steely. Where the claimed invention is limited to “ $1 < x < N$,” and Weber in view of Steely at best teaches “ $1 \leq x \leq N$,” it cannot be said that Weber in view of Steely suggests, teaches, or

owner processor as a speculated target processor for a request for the desired cache line. **If no entry is found corresponding to the desired cache line, one or more default processors can be selected.**

Thus, for a cache miss in Steely, *at best* you only transmit the cache miss to *one or more nodes*. By comparison, in the claimed invention, you transmit the cache miss to a number of nodes that is *greater than one* but less than all the nodes.

discloses all limitations of the claimed invention. Therefore, Weber in view of Steely does not render the claimed invention *prima facie* obvious or unpatentable.

Conclusion

Applicants have made a diligent effort to place the pending claims in condition for allowance, and request that they so be allowed. However, should there remain unresolved issues that require adverse action, it is respectfully requested that the Examiner telephone Mike Dryja, Applicant's representative, at 425-427-5094, so that such issues may be resolved as expeditiously as possible. For the reasons discussed above, this application is now considered to be in condition for allowance and such action is earnestly solicited.

Respectfully Submitted,



February 4, 2008

Date

Michael A. Dryja, Reg. No. 39,662
Attorney/Agent for Applicant(s)

Law Offices of Michael Dryja
1474 N Cooper Rd #105-248
Gilbert, AZ 85233
tel: 425-427-5094
fax: 206-374-2819